

# DATA CONVERSION TECHNOLOGY

*Index pages for courses provided by Signal Conversion Ltd  
ADC and DAC theory, principles and applications.*

© Signal Conversion Ltd, 2004-2024

Swansea, Wales, UK

Author: Dr R Allan Belcher

email: [courses@signalconversion.com](mailto:courses@signalconversion.com)

## CONTENTS

1	ANALOGUE SIGNAL SPECIFICATIONS: FREQUENCY DOMAIN .....	4
1.1	Signal-to-Noise Ratio.....	4
1.2	Noise Power .....	4
1.3	Signal Power .....	5
2	PULSE CODE MODULATION (PCM) .....	6
2.1	Quantisation Noise: THEORY .....	8
2.2	Signal-to-quantisation Noise Ratio (SQNR).....	9
2.3	Resolution and Dynamic Range.....	10
2.4	Sampling Rate.....	11
2.5	Figure of Merit.....	13
3	PRACTICAL ADC PERFORMANCE .....	15
3.1	Dynamic terms mainly used for AC .....	15
4	ANALOGUE-TO-DIGITAL CONVERTER TOPOLOGIES .....	15
4.1	ADC suitability chart .....	16
4.2	Oversampling .....	16
5	AMPLITUDE DOMAIN LINEARITY ERRORS .....	17
5.1	Integral Linearity Error (ILE) .....	19
6	MEASUREMENT OF SPECIFICATIONS .....	23
7	TYPICAL DSP ADC ARCHITECTURE .....	24
7.1	Delta Sigma Modulator.....	24
7.2	Delta Sigma to PCM Conversion.....	24
7.3	Limitations of Oversampling Techniques.....	25
7.4	Principle of operation of a Delta modulator .....	28
7.5	Delta sigma modulation .....	32
7.6	High order noise shaping .....	34
7.7	Multi-level noise shaping.....	36
7.8	Delta sigma to PCM conversion .....	39
7.8.1	Sigma-Delta characteristics .....	40
8	TYPICAL DSP APPLICATION .....	40
8.1	Dynamic Weighing .....	41
8.2	Web Sites .....	43
9	GLOSSARY OF TERMS.....	44
9.1	LSB .....	44
9.2	Aperture Uncertainty .....	44
9.3	Signal to Quantising Noise Ratio (SQNR) .....	44
9.4	Total Harmonic Distortion (THD).....	44
9.5	Figure of Merit.....	44
9.6	Settling Time.....	44
9.7	Effective bits .....	44
9.8	Decimation Filter .....	45
9.9	Integral linearity error (ILE).....	45
9.10	Differential linearity error (DLE) .....	45
9.11	Linearity .....	45
9.12	Resolution .....	45

## Figures

Figure 1 SNR in 1MHz .....	5
Figure 2 Quantisation Error waveform.....	6
Figure 3 Sampling and Quantisation.....	7
Figure 4 Linear ‘Staircase’ .....	8
Figure 5 Input sampling configuration.....	12
Figure 6 Sampling circuit.....	12
Figure 7 Aperture Time .....	12
Figure 8 Aperture error .....	13
Figure 9 Maximum allowable aperture error .....	13
Figure 10 Survey of ADC converter Technology limits.....	14
Figure 11 Bipolar ‘staircase’ .....	17
Figure 12 Noisy ‘staicase’.....	18
Figure 13 Integral Non-linearity error staircase .....	19
Figure 14 Differential Non-linearity Error staircase .....	20
Figure 15 Differential Non-linearity error characteristic.....	21
Figure 16 Non-monotonic ‘staircase’ .....	21
Figure 17 Missing Code ‘staircase’ .....	22
Figure 18 ADC test system configuration .....	23
Figure 19 Simplified Delta- sigma circuit .....	24
Figure 20 Decimation Filter.....	25
Figure 21 Oversampling configuration.....	25
Figure 22 Spectra of oversampled signals .....	26
Figure 23 Delta Modulator Switched current model .....	28
Figure 24 Idling pattern.....	29
Figure 25 Double Staircase model.....	30
Figure 26 Delta modulation to PCM decoder.....	31
Figure 27 Delta to delta sigma .....	32
Figure 28 Delta sigma modulator.....	32
Figure 29 PDM output from Delta Sigma .....	33
Figure 30 Simplified Delta sigma /sigma delta modulator.....	33
Figure 31 Essentials of delta sigma circuit.....	34
Figure 32 loop filter order .....	34
Figure 33 Spectral shaping of quantising noise.....	35
Figure 34 Reduced dynamic range due to stability control .....	36